Difference between revisions of "CAD"
From GhostBSD Wiki
| Line 81: | Line 81: | ||
|Project organizer for VHDL and Verilog RTL hardware designs | |Project organizer for VHDL and Verilog RTL hardware designs | ||
|[[https://svnweb.freebsd.org/ports/head/cad/chipvault/pkg-descr?revision=HEAD]] [[http://chipvault.sourceforge.net/]] | |[[https://svnweb.freebsd.org/ports/head/cad/chipvault/pkg-descr?revision=HEAD]] [[http://chipvault.sourceforge.net/]] | ||
| + | |- | ||
| + | |digital | ||
| + | |Digital logic designer and circuit simulator | ||
| + | |[[https://svnweb.freebsd.org/ports/head/cad/digital/pkg-descr?revision=HEAD]] [[https://github.com/hneemann/Digital]] | ||
| + | |- | ||
| + | |dinotrace-emacs26 | ||
| + | |Graphical signal trace waveform viewer | ||
| + | |[[https://svnweb.freebsd.org/ports/head/cad/dinotrace/pkg-descr?revision=HEAD]] [[https://www.veripool.org/wiki/dinotrace]] | ||
| + | |- | ||
| + | |dinotrace-emacs26_canna | ||
| + | |Graphical signal trace waveform viewer | ||
| + | |[[https://svnweb.freebsd.org/ports/head/cad/dinotrace/pkg-descr?revision=HEAD]] [[https://www.veripool.org/wiki/dinotrace]] | ||
| + | |- | ||
| + | |dinotrace-emacs26_nox | ||
| + | |Graphical signal trace waveform viewer | ||
| + | |[[https://svnweb.freebsd.org/ports/head/cad/dinotrace/pkg-descr?revision=HEAD]] [[https://www.veripool.org/wiki/dinotrace]] | ||
| + | |- | ||
| + | |dinotrace-emacs28 | ||
| + | |Graphical signal trace waveform viewer | ||
| + | |[[https://svnweb.freebsd.org/ports/head/cad/dinotrace/pkg-descr?revision=HEAD]] [[https://www.veripool.org/wiki/dinotrace]] | ||
| + | |- | ||
| + | |dinotrace-emacs28_nox | ||
| + | |Graphical signal trace waveform viewer | ||
| + | |[[https://svnweb.freebsd.org/ports/head/cad/dinotrace/pkg-descr?revision=HEAD]] [[https://www.veripool.org/wiki/dinotrace]] | ||
| + | |- | ||
| + | |electric | ||
| + | |Sophisticated electrical CAD system | ||
| + | |[[https://svnweb.freebsd.org/ports/head/cad/electric/pkg-descr?revision=HEAD]] [[https://www.gnu.org/software/electric/electric.html]] | ||
| + | |- | ||
| + | |electric-ng | ||
| + | |Sophisticated VLSI design system | ||
| + | |[[https://svnweb.freebsd.org/ports/head/cad/electric-ng/pkg-descr?revision=HEAD]] [[http://www.staticfreesoft.com/]] | ||
| + | |- | ||
| + | |elmerfem | ||
| + | |Finite element software for multiphysical problems | ||
| + | |[[https://svnweb.freebsd.org/ports/head/cad/elmerfem/pkg-descr?revision=HEAD]] [[https://www.csc.fi/web/elmer/]] | ||
| + | |- | ||
| + | | | ||
| + | |[[]] [[]] | ||
| + | |- | ||
| + | | | ||
| + | |[[]] [[]] | ||
| + | |- | ||
| + | | | ||
| + | |[[]] [[]] | ||
| + | |- | ||
| + | | | ||
| + | |[[]] [[]] | ||
| + | |- | ||
| + | | | ||
| + | |[[]] [[]] | ||
|- | |- | ||
| | | | ||
Revision as of 10:13, 14 January 2020
Welcome to the CAD
|
| App/Package | Abstract | Addition or Link |
|---|---|---|
| CalculiX-ccx | Three-Dimensional Structural Finite Element Program | [[1]] [[2]] |
| CuraEngine | Engine of slicing solution for RepRap 3D printers | [[3]] [[4]] |
| FreeCAD | General purpose 3D CAD modeller | [[5]] [[6]] |
| NASTRAN | NASA Structural Analysis System | [[7]] [[8]] |
| abc | System for sequential synthesis and verification | [[9]] [[10]] |
| admesh | Program for processing STL triangulated solid meshes | [[11]] [[12]] |
| adms | Model generator for SPICE simulators | [[13]] [[14]] |
| alliance | Complete set of CAD tools and libraries for VLSI design | [[15]] [[16]] |
| astk-client | Graphical interface for Code_Aster (client side) | [[17]] [[18]] |
| astk-serveur | Graphical interface for Code_Aster (server side) | [[19]] [[20]] |
| atlc | Tool to calculate the impedance of transmission lines | [[21]] [[22]] |
| basicdsp | Program for experimenting with simple audio DSP algorithms | [[23]] [[24]] |
| brlcad | CSG modelling system from the US Ballistic Research Laboratory | [[25]] [[26]] |
| calculix | Three-Dimensional Structural Finite Element Program | [[27]] [[28]] |
| caneda | EDA software suite focused on ease of use and portability | [[29]] [[30]] |
| cascade | Simple tool to analyze noise and distortion of a RF system | [[31]] [[32]] |
| cascade-compiler | Just-In-Time Compiler for Verilog from VMware Research | [[33]] [[34]] |
| chipvault | Project organizer for VHDL and Verilog RTL hardware designs | [[35]] [[36]] |
| digital | Digital logic designer and circuit simulator | [[37]] [[38]] |
| dinotrace-emacs26 | Graphical signal trace waveform viewer | [[39]] [[40]] |
| dinotrace-emacs26_canna | Graphical signal trace waveform viewer | [[41]] [[42]] |
| dinotrace-emacs26_nox | Graphical signal trace waveform viewer | [[43]] [[44]] |
| dinotrace-emacs28 | Graphical signal trace waveform viewer | [[45]] [[46]] |
| dinotrace-emacs28_nox | Graphical signal trace waveform viewer | [[47]] [[48]] |
| electric | Sophisticated electrical CAD system | [[49]] [[50]] |
| electric-ng | Sophisticated VLSI design system | [[51]] [[52]] |
| elmerfem | Finite element software for multiphysical problems | [[53]] [[54]] |
| [[]] [[]] | ||
| [[]] [[]] | ||
| [[]] [[]] | ||
| [[]] [[]] | ||
| [[]] [[]] | ||
| [[]] [[]] | ||
| [[]] [[]] | ||
| If you don't find a package, you are looking for, we recommend to search the  Ports Collection.
| ||
Back to the  Office Applications
| ||
